INTRODUCTION
Arithmetic computations based on Residue Number System (RNS) has found wide spread usage in Digital Signal Processing (DSP) applications such as filtering, computation of the discrete Fourier transform , communication, and cryptography [1] . The main reasons for the interests are the inherent properties of RNS such as modularity, fault tolerance and also the fact that RNS converts weighted numbers into a set of small residues which can result in high speed addition, subtraction and multiplication as arithmetic operations on residues can be performed in parallel without carry propagation between channels [10] . The most RNS critical issues lie in moduli set selection and conversion from residue representation to weighted representation (Reverse Conversion (RC)). RC can be achieved either by the traditional Chinese Remainder Theorem (CRT) [4] , [5] , the Mixed Radix Conversion (MRC) [1] , [11] or the recently introduced new CRTs(CRT I and II) [3] . Several moduli sets have been proposed with algorithms designed for performing RC. Among them is the wellknown three-moduli set { − , , + } [3] , also known as the traditional moduli set. Due to its lower Dynamic Range (DR), the traditional moduli set was extended to the moduli set { − , , + } in [4] . However, the reverse conversion architecture in both [3] and [4] still appear complex for three-moduli sets. Another disadvantage of [4] is that it requires channel arithmetic modulo + . This type of arithmetic have been well documented to be disadvantageous to the RNS processor [11] . In this paper, we propose the moduli set { − , , + } for even which eliminates the major disadvantages of [3] and [4] at similar DR. The CRT which is used to derive reverse converters for the proposed moduli set is presented for three moduli sets as [5] :
The rest of this article is organized as follows. In Section II, we present the proposed algorithm for reverse conversion. Section III presents the performance evaluation of the proposed scheme whilst in Section IV we conclude the paper.
II.

PROPOSED CONVERTERS
In this section, we present efficient reverse converters for the moduli set { − , , + }. The following notations below are adopted from [1] for presenting the proposed method and the corresponding reverse converter:
1. For an n-bit value , bits are referred from the Most Significant Bit (MSB) to the Least Significant Bit (LSB) as − , , and each refer to a number whose binary representation is an all-one and all-zero string respectively; 4. The symbol operates the concatenation of the binary representation of two numbers. The following Lemmas are important in the design of the proposed converters: Lemma 1: Modulo ( − ) of a negative number is equivalent to the one's complement of the number, which is obtained by subtracting the number from ( − ) [7] . Lemma 2: Modulo − multiplication of a residue number by , where and are positive integers, is equivalent to bit circular left shifting [7] .
A. Proposed Method for Reverse Conversion First, we show that the moduli are prime relative and suitable for RNS. Next, we show that the computation of multiplicative inverses could be avoided and present a low complexity design which requires only carry save adders (CSAs) and binary carry propagate adders (CPAs). (2) and (3), we obtain:
Theorem 2: Given the moduli set { − , , + } and holding all conditions as specified above, the followings hold true:
Then (9) holds true.
Theorem 3:
The binary equivalent , of an RNS number , , can be computed as follows: (11) with, |− + ( + ) + ( − ) | (12) Proof: By substituting (5) through to (10) into (1) and factorizing from the right hand side we obtain (11). We can further simplify (12) as:
Substituting (16) into (13) we obtain :
A. Proposed Architecture The schematic diagram for the proposed converter is showed in Fig. 1 . We use the method of [12] to compute according to (13). By this method, two + -bit CSAs and two + -bit binary CPA's are required. The CPAs work in parallel (CPAs 2 and 3 in Fig. 1 ). Whilst one of the CPAs has a constant carry-in of zero, the other has a constant carry-in of one. The correct result is selected by a multiplexer (MUX 1) based on the carry-out of CPA with constant carry-in of zero. This result is concatenated with at no hardware cost to realize the final binary equivalent of any RNS number.
In order to better understand the delay and area performance of the proposed reverse converter, a simple theoretical model using Full Adders (FAs) as the finest grain component is adopted. In this model the estimation only considers -bit FA, with delay and area, since the applied bitwise logic operations do not impose a significant delay or area cost [8] .
The values of area and delay are presented in 
III. PERFORMANCE EVALUATION
The major limiting factors of the moduli sets in [3] and [4] compared to the one proposed in this work is that, at equal DR our proposal presents faster RNS arithmetic unit speed as depicted in Table II. Additionally, from theoretical analyses of the converter for the proposed moduli set and the state of the art converters in [3] and [4] presented in Table III we can expect a significant reduction of the delay regarding both [3] and [4] compared with the proposed reverse converter at the cost of some extra circuit area only in the case of [4] . Although fast parallel prefix modulo − adders with a delay proportional to but area proportional to have been proposed in [9] , we consider for this analysis, as in [3] and [4] , that a -bit CPA with EndAround Carry (EAC) has twice the delay of a normal -bit CPA, but the same area. The EAC approach is an efficient method to compute modulo − addition, which consists in redirecting the resulting carry-out of an addition into the carry-in [1] . These results suggest the superiority of our schemes.
To fairly evaluate the performance of our schemes compared to the state of the art, a well known library of arithmetic units [9] , which contains a structural specification of optimized prefix adders written in synthesizable VHDL code was employed to obtain the HDL specification of both the proposed and related state of the art converters. These HDL specification of the converters were used to perform experimental assessment using Xilinx ISE 14.3 software to target a Spartan 3 FPGA. The results obtained after design place and route presented in terms of the number of FPGA slices and input-to-output propagation delays (in nano seconds) for various DR requirements (different values of n) are presented in Table IV . It is worth noting that for every in Table IV, the [3] is derived using the lower or upper bond of + . These results suggest that at equal DR:
1. The proposed converter reduces the area demanded by the related state of the art converter in [3] by about and delay by about . 2. The proposed converter reduces the delay imposed by the related state of the art converter in [4] by about at an area cost of about (see Table V ). 3. Following number 2 above, there is a need to further compare the proposed converter with [4] using the area delay square metric . Results from this metric (shown in Table V) suggest that this proposed converter is better than [4] in terms of overall performance. Figures 2 through to 4 show graphical representations of the experimental findings. 
IV. CONCLUSION
In this paper, we proposed an efficient residue-to-binary converter for the new moduli set { − , , + }. We presented an efficient architecture for reverse conversion in the new moduli set. Experiments performed on the proposed converter and the related state of the art using Xilinx ISE 14.3 software to target a Spartan 3 FPGA suggest that the proposed converters outperform the related state of the art schemes.
